

CLAIMS

What is claimed is:

1. A circuit to prevent contention in logic whose input derives from a scannable register, comprising:
  2. (a) a register having a plurality of latches having an input signal;
  3. (b) control logic also having the input signal which gates the input signal to the register so that the register may have only an allowed value; and
  4. (c) a feedback wherein some or all of an output of the register are used to control the control logic.
5. 2. The circuit of claim 1, wherein the allowed value is such that all the latches have a value of zero.



- 1        9. An apparatus for scan test, comprising:
- 2            (a) means to scan in bit values for a scan test into a register;
- 3            (b) means to determine if any of the bit values in a register will
- 4            result in a scan test error;
- 5            (c) means to determine the bit values in the register during a scan
- 6            test;
- 7            (d) means to provide feedback of the bit values in the register to the
- 8            scan in means;
- 9            (e) means to block admission of a next bit value into the register if
- 10          the next bit value will result in a scan test error.
- 11        10. A method for scan testing a register, comprising the steps of:
- 12            (a) ensuring the insertion of a “hot one” bit value into the register of  
13            n latches only every nth clock cycle.
- 14        11. A method for scan testing a register, comprising the steps of:
- 15            (a) ensuring the insertion of a “cold zero” bit value into the register  
16            of n latches only every nth clock cycle.